EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4874	365/158,171,173.ccls.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:55
L2	2706	tmr same cell	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L3	845	L2 same transistor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L4	45	L3 same data adj lin\$2	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L5	7447	magnetic same TMR	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L6	506	L5 same element same transistor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L7	206	L6 same current	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56

L8	102	L7 same data	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L9	95	L8 same line	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L10	27	L9 and @ad<"20030507"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:56
L11	349	(logic adj circuit) same (data adj line) same switch	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:57
L12	12	11 same resistance	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:57
L13	53	11 same transistor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:57
L14	0	((logic adj circuit) and (data adj line) and switch and states and resistance and nonvolatile and (pass adj transistor) and (inhibited or enabled) and (short near3 circuit)).clm.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 22:59
L17	0	((logic adj circuit) and (data adj line) and switch and states and resistance and nonvolatile and (pass adj transistor) and (inhibited or enabled) and (phase adj change) and amorphous and crystalline).clm.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 23:01

L18	0	((logic adj circuit) and (data adj line) and switch and states and resistance and nonvolatile and (pass adj transistor) and (inhibited or enabled) and (TMR adj cell)).clm.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 23:02
L20	63	bangert-joachim.in.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 23:03
L21	32	siemers-christian.in.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/12/23 23:03
S1	2577	tmr same cell	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:04
S 2	12	S1 same (logic adj circuit)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:04
S3	12	S2 same logic	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:04
S4	814	S1 same transistor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:05
S 5	45	S4 same data adj line	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:05

S6	1167	tmr same transistor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:09
S7	71	S6 same (data adj line)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:09
S8	40	S7 same current	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:09
S9	21	S8 and @ad< "20030508"	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/07/17 00:10

EAST Search History (Interference)

Ref#	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L15	0	((logic adj circuit) and (data adj line) and switch and states and resistance and nonvolatile and (pass adj transistor) and (inhibited or enabled) and (short near3 circuit)).clm.	USPAT; UPAD	OR	ON	2010/12/23 22:59
L16	0	((logic adj circuit) and (data adj line) and switch and states and resistance and nonvolatile and (pass adj transistor) and (inhibited or enabled) and (phase adj change) and amorphous and crystalline).clm.	USPAT; UPAD	OR	ON	2010/12/23 23:01

L19	0	((logic adj circuit) and	USPAT; UPAD	OR	ON	2010/12/23 23:02
		(data adj line) and				
		switch and states and				
		resistance and				
		nonvolatile and (pass				
		adj transistor) and				
		(inhibited or enabled)				
		and (TMR adj cell)).				
		clm.				

12/23/10 11:03:40 PM

C:\ Documents and Settings\ mluu1\ My Documents\ EAST\ Workspaces\ 10552657.wsp